UVM promised a perfect world where a common set of guidelines for testbenches and connected verification IP would make a compatible, simpler world. But UVM carries baggage from previous standards, such as OVM, VMM, eRM, and AVM. This paper describes situations where UVM provides multiple ways to solve a problem, explains the issues with certain approaches, recommends solutions, and describes the tradeoffs.
UVM promised a perfect world where a common set of guidelines for testbenches and connected verification IP would make a compatible, simpler world. But UVM carries baggage from previous standards, such as OVM, VMM, eRM, and AVM.
This paper describes situations where UVM provides multiple ways to solve a problem, explains the issues with certain approaches, recommends solutions, and describes the tradeoffs.
To download, please complete the form on this page. Your download is sponsored by Mentor, a Siemens Business.